Abstract-Stress drain bias dependent current model is proposed for sub-70-nm p-channel metal-oxide semiconductor field-effect transistors (pMOSFETs) under drain-avalanche-hot-carrier (DAHC-) mechanism. The proposed model describes the both on-current and off-current degradation by using two device parameters: channel length variation (ΔL ch ) and threshold voltage shift (∆V th ). Also, it is a simple and effective model of predicting reliable circuit operation and standby power consumption.
I. INTRODUCTION
With Moore's law, metal-oxide-semiconductor fieldeffect transistors (MOSFETs) have experienced continuous downscaling which enable higher density and performance chips [1] . However, unbalanced downscaling of physical dimensions and operating voltage of MOSFETs has always accompanied some reliability issues such as the hot-carrier injection (HCI), bias-temperature instability (BTI), and time-dependent dielectric breakdown (TDDB) [2, 3] . These reliability issues generate defects which change the device electrical performance and decrease the life-time so that eventually deteriorate the product quality [4] . In addition, with the increase of demand for mobile device, offcurrent is also an important issue because it is directly related to standby power consumption. Thus, the accurate degradation model describing both on-current and offcurrent is necessary to increase the product yield and quality and predict the power consumption in advance.
Among the reliability issues, drain-avalanche-hotcarrier-induced (DAHC-induced) device degradation is one of the most serious problems due to the abrupt increase of effective lateral electric field with downscaling [5] . In the case of pMOSFETs, DAHC stress generates gate-oxide trapped electrons through impact ionization. The trapped electrons attract holes around the channel-to-drain junction surface and finally invert part of n-type channel surface into p-type. It means that part of the channel is converted into the drain. Thus, effective channel length (L ch ) and threshold voltage (V th ) vary as shown in Fig. 1 [6] . It leads to the variation of on-current, off-current, circuit performance and power consuption [7, 8] . For those reasons, DAHC-induced current variation model of pMOSFETs is necessary. Some papers have already reported DAHC-induced pMOSFET current models. However, they cover either on-current or off-current based on analytical solutions which makes modeling more complex [9] [10] [11] [12] .
In this manuscript, DAHC-induced drain current 
II. MEASUREMENT RESULTS
For the confirmation of the proposed model, 70-nm pMOSFETs are measured at room temperature. DAHC stress is applied at critical gate bias conditions (V gs,c ) which can obtain the maximum substrate current (I sub ). During measurement, ∆V th and ΔL ch are extracted. In order to evaluate the accuracy of the proposed model, normalized on-current variation, normalized off-current variation and error rate are defined as follows:
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, , I on,fresh and I on,stress are I ds at V gs =V ds =-1.2 V before and after stress. I off,fresh and I off,stress are I ds at V gs =0 V, V ds =-1.2 V before and after stress. I meas and I model mean measured and modeled drain current, respectively. Device parameters and stress conditions are summarized in Table 1 . Fig. 2 shows that ∆I on /I on show two distinct degradation mechanisms depending on DAHC stress time. At short stress time, ∆I on /I on increases as stress time increases. It is originated from hot-electron-inducedpunchthrough (HEIP) which makes L ch smaller and oxide-trapped electrons more. On the other hand, at long stress time, ∆I on /I on decreases as stress time increases. It is explained by donor-like interface-state-generation (ISG) which introduces positive oxide charge effects [13] . The reason for the degradation mechanism change is that increased lateral electric field induced by HEIP makes channel holes more energetic [14] . Thus, more donor states are generated and positive oxide charge effects overwrite negative oxide charge effects as stress time increases. The transition region between the two degradation mechanisms will be called a turn-around point. Fig. 3 shows the influence of DAHC stress time on ∆I off /I off of pMOSFETs. Unlike ∆I on /I on , ∆I off /I off increases as stress time increases. The reason for this offcurrent behavior is that positive oxide charge effects at low gate bias are so weak that negative oxide charge effects are still dominant [15] . In addition, Fig. 2 and 3 show the drain bias dependency on ∆I on /I on and ∆I off /I off . As stress drain bias increases, the initial values of ∆I on /I on also increase and turn around points appear at shorter 
III. MODELING PROCESS AND ITS VERIFICATION
The proposed model is fed into commercial BSIM. Its modeling process is shown in Fig. 4 . First, the BSIM describing the drain current of fresh pMOSFETs is prepared. The error between the fresh BSIM and measurement data is < 1 %. Second, the model parameters (∆V th , ΔL ch ) are extracted from the measured data. Third, these DAHC-induced degraded parameters (K) are expressed as semi-empirical equation with from of (K=A+B·ln(t+C)) [12] . The proposed model equation follows logarithmic time dependence because oxide trapped electron behavior obeys logarithmic time dependence [16] . In addition, empirical stress drain bias term is added to express drain bias dependency with more accurate modeling results. Finally, the degradation model is fed into the fresh BSIM for comparison.
Before building the drain-bias-dependent model, the stress-bias-dependent model is developed. Fig. 5 compares the measured and modeling results at V ds =-2.4 V. As stress drain bias increases, both ΔV th and ∆L ch increase, which is described by Eqs. (4, 5) . Fig. 6 Fig. 7 compares the measured and modeling results at V ds =-2.6 V. As stress drain bias increases, both ΔV th and ∆L ch increase, which is described by Eqs. (6, 7) . Fig. 8 Fig. 9 compares the measured and modeling results at V ds =-2.8 V. As stress drain bias increases, both ΔV th and ∆L ch increase, which is described by Eqs. (8, 9) . Fig. 10 shows modeling results of ∆I on /I on and ∆I off /I off . Fig. 11 and 12 show the drain-bias-dependent ΔV th and ∆L ch model results, respectively. Thus, ΔV th and ∆L ch are expressed as functions of stress drain bias and time as shown in Eqs. (10, 11) . Fig. 13 and 14 show ∆I on /I on and ∆I off /I off modeling results using the proposed drain-bias-dependent model. Fig. 15 shows the measurement and BSIM I-V curves at V ds =-2.6 V using the proposed drain-bias-dependent model. The errors between the model and measurement 
IV. CONCLUSIONS
The Model describing both on-current and off-current degradation of sub-70-nm pMOSFETs has been proposed and discussed. In order to reflect the DAHCinduced stress effects, two device parameters (ΔV th , ∆L ch ) are used by using BSIM. Our empirical model describes the measured ∆I on /I on and ∆I off /I off with difference up to 0.37% and 4.27% respectively. It will be useful to predict circuit aging and power consumption. 
